NEW UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

Docket No. 29131.0217

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Total Pages in this Submission

ַ בַּ			TO THE AS		OMMISSIONER FO	UR PATENTS	
≣ ∂					ent Application ton, D.C. 20231		
	• اد د	aroughly for fill-	under 25 II C	_		b) is a new utility patent app	olication for an
ention (enti	tled:					
METH	IOD	S AND APPARA	ATUS FOR T	не снеміс.	AL MECHANICA	L PLANARIZATION OF E	LECTRONIC
DEVIC	CES						
d inven							
CLINT	ron	O. FRUITMAN					
		HATION APPLI	CATION -/-	ak annranriat	a hov and supply	the requisite information:	
			CATION, cne			the requisite information: of prior application No.:	08/662,678
			A IPIIOIGI A	Johnnati	on in part (on)	2. Luc. akknownou uzou _	,
nclosed	d ar	9 :		Applica	ation Elements		
	_						
1. 🗵	S	Filing fee as calc	ulated and tra	insmitted as c	Woled Deallocer		
2.	Specification having 8 pages and including the following:						
2	a. I	☑ Descriptive	Title of the Inv	rention			
		•			ons (if applicable)		
	р. (c. [evelopment (if applicable)	
			o Microfiche				
					, .		
	e. [_	of the Invent				,
	f. (ary of the Inve			,	
(g. I		iption of the D	rawings <i>(if dr</i>	rawings filed)		
!	h.	∆ Detailed D	escription				
	i.	🛚 Claim(s) as	Classified Be	wol			
,	j.	☐ Abstract of	the Disclosure	Э			,
3. 🛭	×	Drawing(s) <i>(whe</i>	n necessary	as prescribed	d by 35 USC 113)		
	— а.	☐ Formal					
	b.						
	.		Shoete	5			
		Number of	3116612	3			

NEW UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 29131.0217

Total Pages in this Submission 3

Application Elements (Continued)

4.	X	Oath or Declaration							
	a.	Newly executed (original or copy)							
	b.	Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)							
	C.	☑ With Power of Attorney ☐ Without Power of Attorney							
5.	×	corporation By Reference (usable if Box 4b is checked) e entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under x 4b, is considered as being part of the disclosure of the accompanying application and is hereby corporated by reference therein.							
6.		Computer Program in Microfiche <i>(Appendix)</i>							
7.		Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)							
	a.	☐ Paper Copy							
	b.	☐ Computer Readable Copy (identical to computer copy)							
	C.	Statement Verifying Identical Paper and Computer Readable Copy							
Accompanying Application Parts									
		Accompanying Application Parts							
8.		Accompanying Application Parts Assignment Papers (cover sheet & document(s))							
8. 9.									
	_	Assignment Papers (cover sheet & document(s))							
9.	_	Assignment Papers (cover sheet & document(s)) 37 CFR 3.73(B) Statement (when there is an assignee)							
9. 10.		Assignment Papers (cover sheet & document(s)) 37 CFR 3.73(B) Statement (when there is an assignee) English Translation Document (if applicable)							
9. 10. 11.		Assignment Papers (cover sheet & document(s)) 37 CFR 3.73(B) Statement (when there is an assignee) English Translation Document (if applicable) Information Disclosure Statement/PTO-1449 Copies of IDS Citations							
9. 10. 11. 12.		Assignment Papers (cover sheet & document(s)) 37 CFR 3.73(B) Statement (when there is an assignee) English Translation Document (if applicable) Information Disclosure Statement/PTO-1449 Copies of IDS Citations Preliminary Amendment							
9.10.11.12.13.		Assignment Papers (cover sheet & document(s)) 37 CFR 3.73(B) Statement (when there is an assignee) English Translation Document (if applicable) Information Disclosure Statement/PTO-1449							

NEW UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. 29131.0217

Total Pages in this Submission

Accompanying Application Parts (Continued) 16. Additional Enclosures (please identify below): Fee Calculation and Transmittal **CLAIMS AS FILED** Fee Rate #Allowed #Extra For #Filed \$0.00 \$22.00 0 - 20 = 3 **Total Claims** \$0.00 0 \$82.00 х - 3 = Indep. Claims \$0.00 Multiple Dependent Claims (check if applicable) \$790.00 **BASIC FEE** \$0.00 OTHER FEE (specify purpose) **TOTAL FILING FEE** \$790.00 to cover the filing fee is enclosed. \$790.00 A check in the amount of ☑ The Commissioner is hereby authorized to charge and credit Deposit Account No. as described below. A duplicate copy of this sheet is enclosed. ☐ Charge the amount of as filing fee. Credit any overpayment. ☑ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17. ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b). Dated: JANUARY 16, 1998 TROY M. SCHMELZER **REG. NO. 36,667** Snell & Wilmer, L.L.P. One Arizona Center

CC:

Phoenix, Arizona 85004-0001

Phone: (602) 382-6241

CERTIFICATE OF MAILING BY U.S. EXPRESS MAIL NO. EM 339 509 795 US

I hereby certify that the attached <u>Continuation Patent Application</u>, with attachments (if any), pursuant to 37 C.F.R. §111 and 37 C.F.R. §1.53 is being deposited as U.S. Express Mail this date with the United States Postal Service in an envelope addressed to the Assistant Commissioner of Patents, Box <u>New Application</u>, Washington, D.C. 20231, on

Date: January 16, 1998

By: _____

Margarete E. Adams

Pargareta F. Oldens

Atty Docket No.: <u>29131.0217</u>

METHODS AND APPARATUS FOR THE CHEMICAL MECHANICAL PLANARIZATION OF ELECTRONIC DEVICES

5 Inventor:

Clinton O. Fruitman

Technical Field

The present invention relates, generally, to methods and apparatus for the planarization and fine finishing of flat surfaces in the microelectronics industry and, more particularly, to the use of a substantially flat, non-cellular pad in a chemical mechanical planarization (CMP) process.

Background Art and Technical Problems

Chemical mechanical planarization ("CMP") is widely used in the microelectronics industry. A typical CMP process involves polishing back built up insulating layers of insulators or conductors on integrated circuit chips during manufacture.

More particularly, a resinous polishing pad having a cellular structure is employed in conjunction with a slurry, for example a water-based slurry comprising colloidal silica particles. When pressure is applied between the polishing pad in the workpiece (e.g., silicon wafer) being polished, mechanical stresses are concentrated on the exposed edges of the adjoining cells in the cellular pad. Abrasive particles within the slurry concentrated on these edges tend to create zones of localized high stress at the workpiece in the vicinity of the exposed edges of the polishing pad. This localized pressure creates mechanical strain on the chemical bonds comprising the surface being polished, rendering the chemical bonds more susceptible to chemical attack or corrosion (e.g., stress corrosion). Consequently, microscopic regions are removed from the surface being polished, enhancing planarity of the polished surface. See, for example, Arai, et al., U.S. Patent No. 5,099,614, issued March, 1992; Karlsrud, U.S. Patent No. 5,498,196, issued March, 1996; Arai, et al., U.S. Patent No. 4, 805,348, issued February, 1989; Karlsrud et al., U.S. Patent No. 5,329,732, issued July, 1994; and Karlsrud et al., U.S. Patent No. 5,498,199, issued March, 1996. For a further discussion of presently known lapping and planarization techniques. By this reference, the entire disclosures of the foregoing patents are hereby incorporated herein.

30

10

15

3162095

30

5

10

Presently known polishing techniques are unsatisfactory in several regards. For example, as the size of microelectronic structures used in integrated circuits decreases, and further as the number of microelectronic structures on current and future generation integrated circuits increases, the degree of planarity required increases dramatically. For example, the high degree of accuracy of current lithographic techniques or smaller devices requires increasingly flatter surfaces. Presently known polishing techniques are believed to be inadequate to produce the degree of planarity and uniformity across the relatively large surfaces of silicon wafers used in integrated circuits, particularly for future generations.

Presently known polishing techniques are also unsatisfactory in that the cellular structure of the polishing pad tends to generate heat at the interface between the pad and the workpiece. The presence of heat is problematic in that it tends to dry the slurry in the vicinity of large workpiece centers. As a polishing pad moves radially inward across the surface of a circular wafer, it has been observed that the slurry can dehydrate unevenly across the surface of the workpiece. Consequently, the polishing effect of the pad can be non-uniform across the surface of the workpiece, resulting in non-uniform planarization effects.

Chemical mechanical planarization techniques and materials are thus needed which will permit a higher degree of planarization and uniformity of that planarization over the entire surface of integrated circuit structures.

Summary of the Invention

In accordance with a preferred exemplary embodiment of the present invention, a chemical mechanical planarization process employs a non-cellular surface or pad in lieu of the traditional cellular polishing pad employed in presently known CMP processes. Such a flat or non-cellular pad dramatically reduces the number of stress concentration points over a given surface area of contact between the polishing pad and the workpiece being polished, resulting in a more uniform planarization across the workpiece surface. In accordance with a further aspect of the present invention, the use of a non-cellular pad also may have the effect of reducing the extent to which the pad bends over device topographies due to the lack of a cellular nap. In accordance with a further aspect of the present invention, to the extent the reduction in asperity density (number of stress concentration points per surface area at the polishing pad) reduces the material removal rate in the polishing process, the pressure between the polishing pad and workpiece may be increased to thereby compensate for the reduction

30

5

10

removal rate. Inasmuch as the increased pressure will be spread out over a greater surface area of contact between the pad and the workpiece, damage to delicate microstructures may be concomitantly minimized.

In accordance with a further aspect of the present invention, the use of a non-cellular or substantially flat polishing pad effectively performs a lapping function on the workpiece, to the extent contact forces are distributed over a greater area for a given applied pressure, achieving maximum flatness and planarity on the workpieces being polished.

In accordance with a further aspect of the present invention, use of a non-cellular and/or substantially flat pad in lieu of the traditional cellular polishing pads facilitates more uniform slurry distribution, reducing non-uniform effects of planarization on the finished workpieces.

Brief Description of the Drawing Figures

The subject invention will hereinafter be described in conjunction with the appended drawing figures, wherein like numerals designate like elements, and:

Figure 1 is a schematic diagram of an exemplary foam polishing pad operating on an exemplary silicon workpiece in an abrasive slurry environment;

Figure 2 is a concept diagram illustrating chemical aspects of a traditional chemical mechanical planarization process;

Figure 3 is a close-up view of an exemplary known polishing pad, showing stress concentration points;

Figure 4(a) is a schematic cross-section view of an exemplary section of an integrated circuit, showing microelectronic structures imbedded in a dielectric layer, shown in conjunction with a presently known polishing pad;

Figure 4(b) is a schematic representation of the structure of Figure 4(a) upon completion of a presently known polishing process, illustrating localized non-planarity;

Figure 5(a) is a schematic cross-section view of a non-cellular pad in accordance with a preferred embodiment of the present invention; and

Figure 5(b) is a schematic cross-section view of the structure of Figure 5(a) illustrating the enhanced planarity achievable with the substantially flat "lapping" pad of the present invention.

30

5

10

Detailed Description of Preferred Exemplary Embodiments

Referring now to Figure 1, presently known CMP processes typically employ a rigid foam polishing pad 10 to polish the surface of a workpiece 12, for example an integrated circuit layer. An abrasive slurry comprising a plurality of abrasive particles 14 in an aqueous medium is employed at the interface between the pad surface and workpiece surface.

With momentary reference to Figures 1 and 3, cellular pad 10 comprises a large number of randomly distributed open cells or bubbles, with exposed, irregularly shaped edges forming the junction between cells. Those edge surfaces 16 which come into contact with surface 18 of workpiece 12 are known as asperities, and support the load applied to pad 10 which results in frictional forces between pad 10 and workpiece 12 as pad 10 is moved laterally (e.g., in a circular planatary manner) with respect to workpiece 12 during the polishing process.

With continued reference to Figures 1 and 3, abrasive particles 14 within the slurry are urged onto surface 18 of workpiece 12 by asperities 16, creating high stress concentrations at the contact regions between asperities 16 and surface 18. Thus, Figure 1 illustrates some of the principle mechanical phenomena associated with known CMP processes.

Referring now to Figure 2, some of the principle chemical phenomena associated with known CMP techniques are illustrated. For example, in the case of polishing silica dialectrics, an ownwardly and impressed onto surface 18 of workpiece 12 by the pad, the chemical bonds which make up the structure of that layer of workpiece 12 in contact with pad 10 become mechanically stressed. The mechanical stress applied to these chemical bonds and their resultant strain increases the affinity of these bonds for hydroxide groups which are attached to abrasive particle 14. When the chemical bonds which comprise surface 18 of workpiece 12 are broken, silanols are liberated from surface 18 and carried away by the slurry. The liberation of these surface compounds facilitates the creation of a smooth, flat, highly planar surface 18.

In the context of a preferred embodiment of the present invention, a slurry is used to effect the chemical/mechanical polishing and planarization effects. More particularly, in the context of the present invention, a "slurry" suitably comprises a chemically and mechanically active solution, for example including abrasive particles coupled with chemically reactive agents. Suitable chemically reactive agents include hydroxides, but may also include highly basic or highly acidic ions: Suitable agents (e.g., hydroxides) are advantageously coupled to the abrasive particles within the slurry solution. In the context of a particularly preferred

30

5

10

embodiment, suitable abrasive particles within the slurry may be on the order of 10-200 nanometers in size in the source (dry) state, and most preferably about 30-80 nanometers. This is in contrast to traditional lapping solutions, which may include abrasives having sizes in the range of 0.5-100 micrometers. Suitable slurries in the context of the present invention may also include oxidizing agents (e.g., potassium fluoride), for example in a concentration on the order of 5-20% by weight particle density, and most preferably about 11% by weight particle density.

Referring now to Figures 3 and 4(a), an exemplary workpiece 12 suitably comprises a silicon layer 22 having microelectronic structures 24 disposed thereon (or therein). In accordance with the illustrated embodiment, microstructures 24 may comprise conductors, via holes, or the like, in the context of an integrated circuit. Workpiece 12 further comprises a dielectric layer 20 applied to the surface of silicon layer 22, which dielectric layer may function as an insulator between successive silicon layers in a multiple-layered integrated circuit.

During the semi-conductor manufacture process, dielectric 20 is placed over silicon layer 22 (and its associated electronic microstructures) in such a way that localized device topographies (e.g., ridges) 26 are formed in the dielectric layer corresponding to microstructures 24. It is these ridges, inter alia, which need to be eliminated during the CMP process to form an ideally uniform, flat, planar surface upon completion the CMP process. However, as is known in the art, present CMP techniques are not always capable of producing a sufficiently flat, planar surface, particularly for small device lithography, for example in the submicrometer (e.g., less than 2.5 micrometer) range.

Referring now to Figures 4(a) and 4(b), the asperities (e.g., projections) associated with the undersurface of polishing pad 10 contact dielectric surface 20 as surface 20 and pad 10 are moved relative to one another during the polishing process. A chemically and mechanically active slurry or other suitable solution (not shown in Figure 4) is provided between the mating surfaces of workpiece 12 and pad 10 to facilitate the polishing process. As pad 10 moves relative to workpiece 12, the asperities associated with pad 10, in conjunction with the abrasive particles comprising the slurry, polish down device topographies (ridges) 26, removing material from the ridges in accordance with the chemical and mechanical phenomena associated with the CMP process described above. In particular, the irregular edges which form the surfaces adjoining the cells of pad 10 tend to deflect or bend as they encounter

30

5

10

respective leading edges 28 of ridges 26, trapping abrasive particles between the asperities associated with pad 10 and the edges of respective device topographies 26, wearing down respective edges 28 at a faster rate than the device topography surfaces. During the course of the polishing process, ridges 26 are typically worn down until they are substantially co-planar with surface 18; however, it is known that this planarization process is incomplete. Hence, residual nodes or undulations 30 typically remain proximate microstructures 24 upon completion of the planarization process. Although surface 18(b) associated with workpiece 12 is certainly more highly planar upon completion of the CMP process than the surface 18(a) associated with workpiece 12 prior to completion of the planarization process, the existence of nodules can nonetheless be problematic, particularly in future generation integrated circuits wherein extremely high degrees of planarity are desired.

Referring now to Figure 5, a "lapping" pad 31 is suitably employed in a CMP process in lieu of polishing pad 10. In accordance with a particularly preferred embodiment, pad 31 suitably comprises a substantially flat surface in contact with workpiece 12, characterized by relatively few surface irregularities 34. In particular, surface irregularities 34 may comprise scratches or other non-planarities associated with the dressing of pad 31; alternatively, irregularities 34 may simply result from the welding together of polymers comprising pad 31, e.g., fused polyethylene, non-cellular urethanes, and the like.

In accordance with a further aspect of the present invention, pad 30 is suitably made from a porous material, which permits the adsorption and/or entrainment of suitable slurries, for example, aqueous high pH slurries comprising colloidal silica such as SC1 manufactured by the Cabot Corp. or Deltapol 4101 manufactured by SpeedFam Corporation of Chandler, Arizona, or cerium oxide slurried or low pH alumina slurries. In accordance with yet a further aspect of the present invention, pad 30 may suitably comprise any suitable flat material soft enough to resist damage to fragile integrated circuit device layers, e.g., flexibilized, epoxies. In this regard, it is desirable that pad 30 be desirably relatively pliable to permit the undersurface of pad 31 to conform to the global topography of a workpiece (e.g., wafers) without damaging the delicate microstructures 24 associated with workpiece 12 as pressures are applied between pad 31 and workpiece 12.

With continued reference to Figure 5, as pad 31 is moved laterally relative to workpiece 12, the downward force of pad 31 and, hence, the lateral shearing forces created at the interface between workpiece 12 and pad 31 are spread out over a substantially larger

10

surface area than was the case with pad 10. Consequently, substantially higher pressures may be applied between workpiece 12 and pad 31 than could be applied between workpiece 12 and pad 10 (see, Figure 4) without damaging the surface of workpiece 12 (e.g., microstructures 24). Moreover, the flat surface 32 of pad 31, as opposed to the asperities 16 associated with pad 10, urge particles 14 onto surface 18 more uniformly, thereby resulting in a more uniform planar surface 18(b), as shown in Figure 5(b). Indeed, the use of a non-cellular or otherwise substantially flat surface associated with pad 31 greatly reduces the step height of the device microstructures associated with planarized surfaces 18(b).

Although the present invention is set forth herein in the context of the appended drawing figures, it should be appreciated that the invention to the specific forms shown. Various other modifications, variations, and enhancements in the design an arrangement of the non-cellular pad and various process parameters discussed herein may be made without departing from the spirit and scope of the present invention as set forth in the appended claims. For example, a preferred embodiment of the present invention is illustrated herein in the context of a dielectric layer over microelectronic structures; however, the present invention may be useful in the context of both multilevel integrated circuits and other small electronic devices, and for fine finishing, flattening and planarization of a broad variety of chemical, electro-mechanical, electromagnetic, resistive and inductive resistive devices, as well as for the fine finishing, flattening and planarization of optical and electro-optical and mechanical devices. These and other modifications may be made in the design and implementation of various aspects of the invention without departing from the spirit and scope of the invention as set forth in the appended claims.

- 7 **-** 3162095

5

1. An improved chemical mechanical planarization process involving the use of a polishing pad in conjunction with an abrasive slurry to wear down surface topographies in a dielectric layer of an integrated circuit workpiece, the improvement comprising:

the step of employing a non-cellular lapping pad in lieu of a cellular polishing pad.

2. A system for polishing the surface of a workpiece, comprising:
a fixture for mounting said workpiece to thereby expose a first surface

of said workpiece;

a second fixture for mounting a polishing pad movable into contact with said first surface of said workpiece under pressure in the presence of an abrasive slurry; and


a substantially flat, non-cellular polishing pad disposed in said second fixture.

3. A process for polishing substantially flat workpiece surfaces, comprising the steps of:

providing a substantially, non-cellular polishing pad;

applying said pad under pressure to said workpiece surface in the presence of a chemical mechanical polishing slurry; and


relatively moving said pad with respect to said workpiece surface along a plurality of directions within the plane defined by the mating surface between said pad and said workpiece.





CHEMICAL COMPONENT


FIG. 2

Double Layer of OH⁻ on Abrasive is the Contact Source for Silanol Bond Formation









FTG 58

DECLARATION AND POWER OF ATTORNEY

As a below named inventor. I hereby declare: THAT my residence, post office address and citizenship are as stated below next to my name; THAT I verily believe I am the inventor of the invention entitled: METHODS AND APPARATUS FOR THE CHEMICAL MECHANICAL PLANARIZATION OF ELECTRONIC DEVICES, for which application for Letters Patent of the United States was filed as a new patent application on June 14, 1995.

THAT I do not know and do not believe that this invention was ever known or used in the United States of America before my invention or discovery thereof, or patented or described in any printed publication in any country before my invention or discovery thereof, more than one year prior to this application;

THAT the invention was not in public use or on sale in the United States of America for more than one year prior to this application;

THAT this invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months before this application;

THAT I have reviewed and understand the contents of the above identified specification, including the claim(s), as amended by any amendment referred to above;

THAT I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with 37 C.F.R. §1.56; and

THAT no applications for patent or inventor's certificate on this invention or discovery have been filed by me or my legal representatives or assigns in any country foreign to the United States of America.

And I hereby appoint, as my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent, individually and collectively:

SNELL & WILMER L.L.P.

One Arizona Center 400 East Van Buren

ATTENTION: MICHAEL K. KELLY

Phoenix, Arizona 85004-0001 Tel.

(602) 382-6000

Fax

(602) 382-6070

(to whom all communications regarding the subject application are to be directed): and each attorney thereof named below with Registration Numbers, and of the same address:

Sherman O. Parrett Reg. No. 25,905 Michael K. Kelly Reg. No. 32,848 Charles F. Hauff, Jr. Reg. No. 33,244 Howard Sobelman Reg. No. 39,038 Daniel J. Noblitt Reg. No. 35,969 Sharon K. Coleman Reg. No. 39,148 Kevin LeMond Reg. No. 35,933

Please send all further correspondence to Snell & Wilmer L.L.P. at the foregoing address.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

(1)	Inventor's Signature Chitan O. Tunta
	Date 6/14/94 Inventor's Name (typed) Clinton O. Fruitman
	Citizenship United States of America
	Residence (City) Chandler (State/Foreign Country) AZ
	Post Office Address 3 N. Galaxy Drine
	7ia Code

SNELL & WILMER L.L.P.
One Arizona Center
403 East Van Buren
Phoenix, Arizona 85004-0001
(602) 382-5291